

Chapter 2

The MIPS Processor and Instruction Set

Chapter 1 Recap

- In my opinion, knowledge of hardware improves software quality – compilers, OS, threaded programs, memory management.
- Important trends to follow:
 - Transistor sizing.
 - Move to multi-core.
 - Slowing rate of performance improvement.
 - Power/thermal constraints.
 - Long memory/disk latencies.
- Reasoning about performance – clock speeds, CPI, benchmark suites, performance equations.

Performance Equation Review

- Basic performance equations:

$$CPU\ time = (clock\ cycle\ time)(instruction\ count)(CPI)$$


or

$$CPU\ time = \frac{(instruction\ count)(CPI)}{clock\ rate}$$

- These equations separate the key factors that affect performance:
 - The CPU execution time is measured by running the program.
 - The clock rate is usually given.
 - The overall instruction count is measured by using profilers or simulators.
 - CPI varies by instruction type and the instruction set architecture.

The MIPS Processor

- Used as an example throughout the text book.
- Decent share of embedded core market:
 - Applications in consumer electronics, network/storage equipment, cameras, printers, ...
 - https://en.wikipedia.org/wiki/MIPS_architecture




3.8 million transistors
17.2 x 17.3 mm
First silicon: May 1994

Two Key Principles of Computer Design


1. Instructions are represented as numbers and, as such, are indistinguishable from data.
2. Programs are stored in alterable memory (that can be read or written to) just like data.

- Stored-program concept
 - Programs can be shipped as files of binary numbers.
 - Computers can inherit current and legacy software provided they are compatible with an existing Instruction Set Architecture (ISA) – leads industry to align around a small number of ISA's.




Instruction Execution

- Get the instruction.
- Decide what kind of instruction it is.
- Get necessary data.
- Execute the instruction.
- Store the result.
- Repeat forever.




Instruction Execution Example


- C instruction: $x = a + b$;
- Assembly instruction: `add a,b,x`
 - Step 1: Fetch the instruction
 - Step 2: Determine it is an add instruction
 - Step 3: Fetch the data items a and b
 - Step 4: Do the addition
 - Step 5: Store the result in x
 - Step 6: Go to step 1




Typical Fetch-Execute Processor Architecture




Initialize Program Counter (PC) to Point to First Instruction




Activate Control Logic




Route Address to Program Memory




Route Instruction to Instruction Register (IR)




Select Appropriate Data From Register File




Route Data to Arithmetic Logic Unit (ALU)




Do the Computation




Store the Result




Increment Program Counter to Point to Next Instruction



Increment Program Counter to Point to Next Instruction



Execute Next Instruction



Instruction Set


- The repertoire of instructions of a computer.
- Different computers have different instruction sets, but with many aspects in common.
- Important design principles when defining an ISA:
 - Keep the hardware simple – the CPU is most efficient when executing basic operations.
 - Keep the instruction formats regular – simplifies the decoding/scheduling of instructions.

MIPS (RISC) Design Principles

- Simplicity favors regularity:
 - Fixed size instructions.
 - Small number of instruction formats.
 - Opcode always the first 6 bits in an instruction.
- Smaller is faster:
 - Limited instruction set.
 - Limited number of registers in the register file.
 - Limited number of addressing modes.
- Make the common case fast:
 - Arithmetic operands taken only from the register file.
 - Allow instructions to contain immediate operands.

MIPS Memory Map

- The static data segment is for constants and other static variables.
- The dynamic data segment (*heap*) is for structures that grow and shrink (e.g., linked lists)
 - Allocate space on the heap with `malloc()` and free it with `free()` in C.



MIPS Instruction Class Distribution

- Frequency of MIPS instruction classes for SPEC2006.

Instruction Class	Frequency	
	Integer	Float Pt.
Arithmetic	16%	48%
Data transfer	35%	36%
Logical	12%	4%
Cond. Branch	34%	8%
Jump	2%	0%

MIPS Architecture

- The MIPS architecture is considered to be a typical RISC architecture:
 - Simplified instruction set => easier to study
- Programmable storage:
 - 32 x 32-bit General Purpose Registers ($r0 = 0$)
 - 32 x 32-bit Floating Point registers
 - Special purpose registers - HI, LO, PC
 - 2^{32} bytes of addressable main memory
- Memory is byte addressable:
 - Words are 32 bits = 4 bytes
 - Words start at multiple of 4 address, referred to as *word-aligned*.


MIPS Register File

- Holds thirty-two 32-bit registers

- Two read ports and
- One write port

- Registers


- Are faster than main memory:
 - But register files with more locations are slower (e.g., a 64 word file could be as much as 50% slower than a 32 word file).
- Are easier for a compiler to use:
 - e.g., $(A*B) - (C*D) - (E*F)$ can do multiplies in any order vs. using data on a stack.
- Can hold variables so that:
 - Code density improves (since registers are named with fewer bits than a memory location).



MIPS-32 ISA

- Instruction Categories

- Computational
- Load/Store
- Jump and Branch
- Floating Point




3 Instruction Formats: all 32 bits wide



MIPS Instruction Fields

- MIPS fields are given names to make them easier to refer to. For R-type instructions:



op	6-bits	opcode that specifies the operation
rs	5-bits	register file address of the first source operand
rt	5-bits	register file address of the second source operand
rd	5-bits	register file address of the result's destination
shamt	5-bits	shift amount (for shift instructions)
funct	6-bits	function code augmenting the opcode

MIPS R-type Instructions

- MIPS assembly language arithmetic instructions:


add \$t0, \$s1, \$s2

sub \$t0, \$s1, \$s2

- Each arithmetic instruction performs one operation.
- Each specifies exactly three operands that are all contained in the datapath's register file (\$t0, \$s1, \$s2)

destination ← source1 op source2

- Instruction Format



MIPS Data Types and Literals

- Data types:
 - Byte, halfword (2 bytes), word (4 bytes).
 - A character requires 1 byte of storage (stored as ASCII).
 - An integer requires 1 word (4 bytes) of storage.
- Literals:
 - Numbers entered as is: example 4
 - Characters enclosed in single quotes: example 'b'
 - Strings enclosed in double quotes: example "A string"

Example: MIPS Add Instruction

- C code: `a = b + c;` # (friendly to programmers)
- Assembly code: `add a, b, c` # (friendly to ???)
- Machine code: `00000010001100100100000000100000`
(friendly to hardware)

Code Example

■ C code: `a = b + c + d + e;`

■ Assembly code:

```
add a, b, c           add a, b, c
add a, a, d          or  add f, d, e
add a, a, e           add a, a, f
```

- Assembly instructions are simple – fixed number of operands (unlike C).
- Some sequences are better than others ... the second sequence needs one more temporary variable `f`.

Operands

- In C, each “variable” is a location in memory.
- In hardware, each memory access is expensive in terms of time – if variable `a` is accessed repeatedly, it increases performance if the variable is stored nearby, like an on-chip scratchpad (register file). Think of it as *LO cache*.
- To simplify instructions, MIPS requires that every R-type instruction (add, sub, etc.) operates only on register data. This was a significant departure from Complex Instruction Set Machines (CISC).
- The number of operands in a C program can be very large; the number of operands in assembly is fixed ... there can be only so many scratchpad registers.

MIPS R-type Instructions

Instruction name	Mnemonic	Format	Encoding						
Add	ADD	R	0 ₁₀	rs	rt	rd	0 ₁₀	32 ₁₀	
Add Unsigned	ADDU	R	0 ₁₀	rs	rt	rd	0 ₁₀	33 ₁₀	
Subtract	SUB	R	0 ₁₀	rs	rt	rd	0 ₁₀	34 ₁₀	
Subtract Unsigned	SUBU	R	0 ₁₀	rs	rt	rd	0 ₁₀	35 ₁₀	
And	AND	R	0 ₁₀	rs	rt	rd	0 ₁₀	36 ₁₀	
Or	OR	R	0 ₁₀	rs	rt	rd	0 ₁₀	37 ₁₀	
Exclusive Or	XOR	R	0 ₁₀	rs	rt	rd	0 ₁₀	38 ₁₀	
Nor	NOR	R	0 ₁₀	rs	rt	rd	0 ₁₀	39 ₁₀	
Set on Less Than	SLT	R	0 ₁₀	rs	rt	rd	0 ₁₀	42 ₁₀	
Set on Less Than Unsigned	SLTU	R	0 ₁₀	rs	rt	rd	0 ₁₀	43 ₁₀	

Instruction name	Mnemonic	Format	Encoding						
Shift Left Logical	SLL	R	0 ₁₀	0 ₁₀	rt	rd	ra	0 ₁₀	
Shift Right Logical	SRL	R	0 ₁₀	0 ₁₀	rt	rd	sa	2 ₁₀	
Shift Right Arithmetic	SRA	R	0 ₁₀	0 ₁₀	rt	rd	sa	3 ₁₀	
Shift Left Logical Variable	SLLV	R	0 ₁₀	rs	rt	rd	0 ₁₀	4 ₁₀	
Shift Right Logical Variable	SRLV	R	0 ₁₀	rs	rt	rd	0 ₁₀	6 ₁₀	
Shift Right Arithmetic Variable	SRAV	R	0 ₁₀	rs	rt	rd	0 ₁₀	7 ₁₀	

MIPS Bit-wise Logical Operations

Logical ops	C operators	Java operators	MIPS instr
Shift Left	<<	<<	sll
Shift Right	>>	>>>	srl
Bit-by-bit AND	&	&	and, andi
Bit-by-bit OR			or, ori
Bit-by-bit NOT	~	~	nor

MIPS R-type Instructions

Instruction name	Mnemonic	Format	Encoding						
Move from HI	MFHI	R	0 ₁₀	0 ₁₀	0 ₁₀	rd	0 ₁₀	0 ₁₀	16 ₁₀
Move to HI	MTHI	R	0 ₁₀	rs	0 ₁₀	0 ₁₀	0 ₁₀	0 ₁₀	17 ₁₀
Move from LO	MFLO	R	0 ₁₀	0 ₁₀	0 ₁₀	rd	0 ₁₀	0 ₁₀	18 ₁₀
Move to LO	MTLO	R	0 ₁₀	rs	0 ₁₀	0 ₁₀	0 ₁₀	0 ₁₀	19 ₁₀
Multiply	MULT	R	0 ₁₀	rs	rt	0 ₁₀	0 ₁₀	0 ₁₀	24 ₁₀
Multiply Unsigned	MULTU	R	0 ₁₀	rs	rt	0 ₁₀	0 ₁₀	0 ₁₀	25 ₁₀
Divide	DIV	R	0 ₁₀	rs	rt	0 ₁₀	0 ₁₀	0 ₁₀	26 ₁₀
Divide Unsigned	DIVU	R	0 ₁₀	rs	rt	0 ₁₀	0 ₁₀	0 ₁₀	27 ₁₀

Instruction name	Mnemonic	Format	Encoding						
Jump Register	JR	R	0 ₁₀	rs	0 ₁₀	0 ₁₀	0 ₁₀	0 ₁₀	8 ₁₀
Jump and Link Register	JALR	R	0 ₁₀	rs	0 ₁₀	rd	0 ₁₀	0 ₁₀	9 ₁₀

MIPS Recap

- MIPS: typical of RISC ISAs
 - Keep it simple.
 - Keep it small.
 - Make the common case fast.
- MIPS Architecture
- MIPS Instruction set
 - R-type
- Next class period: Immediate type instructions