



## **Performance Equation Review**

Basic performance equations:

*CPU time* = (*clock cycle time*)(*instruction count*)(*CPI*)

or

 $CPU \ time = \frac{(instruction \ count)(CPI)}{clock \ rate}$ 

- These equations separate the key factors that affect performance:
  - The CPU execution time is measured by running the program.
  - The clock rate is usually given.
  - The overall instruction count is measured by using profilers or simulators.
  - CPI varies by instruction type and the instruction set architecture.





































- Simplicity favors regularity:
  - Fixed size instructions.
  - Small number of instruction formats.
  - Opcode always the first 6 bits in an instruction.
- Smaller is faster:
  - Limited instruction set.
  - Limited number of registers in the register file.
  - Limited number of addressing modes.
- Make the common case fast:
  - Arithmetic operands taken only from the register file.
  - Allow instructions to contain immediate operands.



## **MIPS Instruction Class Distribution**

Instruction	Frequency						
Class	Integer	Float Pt.					
Arithmetic	16%	48%					
Data transfer	35%	36%					
Logical	12%	4%					
Cond. Branch	34%	8%					
Jump	2%	0%					

• Frequency of MIPS instruction classes for SPEC2006.











## **MIPS Data Types and Literals**

- Data types:
  - Byte, halfword (2 bytes), word (4 bytes).
  - A character requires 1 byte of storage (stored as ASCII).
  - An integer requires 1 word (4 bytes) of storage.
- Literals:
  - Numbers entered as is: example 4
  - Characters enclosed in single quotes: <u>example</u> 'b'
  - Strings enclosed in double quotes: <u>example</u> "A string"

## Example: MIPS Add Instruction C code: a = b + c; # (friendly to programmers) Assembly code: add a, b, c # (friendly to ???) Machine code: 0000001000110010010000000100000 (friendly to hardware)





Instruction name	Mnem	nonic	Format	1		E	ncoding		
Add	ADD		R	010	rs	rt	rd	010	321
Add Unsigned	ADDU	ADDU		010	rs	rt	rd	010	331
Subtract	SUB	SUB		010	rs	rt	rd	010	341
Subtract Unsigned	SUBU	I	R	010	rs	rt	rd	010	351
And	AND		R	010	rs	rt	rd	010	361
Or	OR		R	010	rs	rt	rd	010	371
Exclusive Or	XOR		R	010	rs	rt	rd	010	38 <sub>1</sub>
Nor	NOR		R	010	rs	rt	rd	010	39 <sub>1</sub>
Set on Less Than	SLT		R	010	rs	rt	rd	010	421
Set on Less Than Unsigned	SLTU		R	010	rs	rt	rd	010	43 <sub>1</sub>
Instruction name	Mnemonic	Form	nat			Encoding			
Shift Left Logical	SLL	R	1	0 <sub>10</sub>	0 <sub>10</sub>	rt	rd	ra	0 <sub>10</sub>
Shift Right Logical	SRL	R	1	0 <sub>10</sub>	0 <sub>10</sub>	rt	rd	sa	2 <sub>10</sub>
Shift Right Arithmetic	SRA	R	1	0 <sub>10</sub>	0 <sub>10</sub>	rt	rd	sa	3 <sub>10</sub>
Shift Left Logical Variable	SLLV	R	1	0 <sub>10</sub>	rs	rt	rd	010	4 <sub>10</sub>
Shift Right Logical Variable	SRLV	R	1	0 <sub>10</sub>	rs	rt	rd	010	6 <sub>10</sub>
Shift Right Arithmetic Variable	SRAV	B	2	0.0	rs	rt	rd	0.0	7.0

Logical ops	C operators	Java operators	MIPS instr
Shift Left	<<	<<	sll
Shift Right	>>	>>>	srl
Bit-by-bit AND	&	&	and, andi
Bit-by-bit OR			or, ori
Bit-by-bit NOT	~	~	nor

Instruction name	Mnemonic	Forma	at Encoding								
Move from HI	MFHI	R	010		0 <sub>10</sub>	0 <sub>10</sub>	rd	0	10	16 <sub>10</sub>	
Move to HI	MTHI	R	010		rs	0 <sub>10</sub>	0 <sub>10</sub>	0	10	17 <sub>10</sub>	
Move from LO	MFLO	R	R 010		0 <sub>10</sub>	0 <sub>10</sub>	rd	0	10	18 <sub>10</sub>	
Move to LO	MTLO	R 0-			rs	0 <sub>10</sub>	010	0	10	19 <sub>10</sub>	
Multiply	MULT	R	010		rs	rt	010	0	10	24 <sub>10</sub>	
Multiply Unsigned	MULTU	R	R 0 <sub>10</sub>		rs	rt	010	0	10	25 <sub>10</sub>	
Divide	DIV	R	010		rs	rt	010	0	10	26 <sub>10</sub>	
Divide Unsigned	DIVU	R	010		rs	rt	010	0	10	27 <sub>10</sub>	
Instruction name Mnemo			Mnemonic	Format	Encoding						
Jump Register			JR	R	010	rs	0 <sub>10</sub>	0 <sub>10</sub>	010	81	
Jump and Link Register			JALR	R	010	rs	0 <sub>10</sub>	rd	0 <sub>10</sub>	91	

